An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits
نویسندگان
چکیده
Reducing test data size is one of the major challenges in testing systems-on-a-chip. This problem can be solved by test compaction and/or compression techniques. Having a partially specified or relaxed test set increases the effectiveness of test compaction and compression techniques. In this paper, we propose a novel and efficient test relaxation technique for combinational and full-scan sequential circuits. The proposed technique is faster than the brute-force test relaxation method by several orders of magnitude. The application of the technique in improving the effectiveness of test compaction and compression is illustrated.
منابع مشابه
Combinational test generation for various classes of acyclic sequential circuits
It is known that a class of acyclic sequential circuits called balanced circuits can be tested by combinational ATPG. The first contribution of this paper is a modified and efficient combinational single fault ATPG method for any general (not necessarily balanced) acyclic circuit. Without inserting real hardware, we create a “balanced” ATPG model of the circuit in which all reconverging paths h...
متن کاملTest Pattern Generation and Test Application Time
As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...
متن کاملClassification of Sequential Circuits Based on Combinational Test Generation Complexity
Several classes of sequential circuits with combinational test generation complexity have been introduced. However, no general notation is used to define the time complexity of test generation. In this paper, we introduce a new test generation notation that we call τ notation in order to present and clarify the classification of sequential circuits based on the combinational test generation com...
متن کاملEfficient Test-Relaxation-Based Static Compaction Techniques for Combinational and Sequential Circuits
English) ix
متن کاملAn analytical approach to the partial scan problem
The scan design is the most widely used technique used to ensure the testability of sequential circuits. In this article it is shown that testability is still guaranteed, even if only a small part of the flipflops is integrated into a scan path. An algorithm is presented for selecting a minimal number of flipflops, which must be directly accessible. The direct accessibility ensures that, for ea...
متن کامل